reliable design verification